(19) World Intellectual Property Organization International Bureau



1 DE LA TERRE COLLEGE CON COLLEGE COLL

(43) International Publication Date 11 July 2002 (11.07.2002)

PCT

(10) International Publication Number WO 02/054477 A1

(51) International Patent Classification⁷: H01L 21/60, 23/535, H05K 7/02, 1/02

(21) International Application Number: PCT/SE01/02856

(22) International Filing Date:

19 December 2001 (19.12.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0004894-2


29 December 2000 (29.12.2000) SE


- (71) Applicant (for all designated States except US): TELE-FONAKTIEBOLAGET LM ERICSSON (publ) [SE/SE]; S-126 25 Stockholm (SE).
- (72) Inventor; and
- (75) Inventor/Applicant (for US only): OLOFSSON, Lars-Anders [SE/SE]; Stallbacken 4, S-175 43 Järfälla (SE).


- (74) Agent: ERICSSON MICROELECTRONICS AB; Department for Intellectual Property Rights, S-164 81 Kista-Stockholm (SE).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: A METHOD AND AN ARRANGEMENT FOR PROVIDING VIAS IN PRINTED CIRCUIT BOARDS







(57) Abstract: The present invention relates to a method of providing thermal vias in a printed circuit board that includes one or more layers of board material, for conducting heat from components mounted on and/or in the board through said board through said board and away therefrom, and also relates to a printed circuit board that includes vias arranged in accordance with method. One or more holes (4) are provided in a printed circuit board that includes several metal layers. A metal ball (6) is inserted into each hole and subjected to pressure such as to deform said ball, and tightly fixating the resultant slug against the wall (5) of said hole. The deformed ball or slug fixed in the hole, which may have a metallised inner surface, functions to conduct heat and/or electricity between a metallised topside (2) and bottom side (3) of the printed circuit board and also between intermediate metallised layers in the case of a multi-layer board.

WO 02/054477 A1

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

WO 02/054477 PCT/SE01/02856

A METHOD AND AN ARRANGEMENT FOR PROVIDING VIAS IN PRINTED CIRCUIT BOARDS

FIELD OF INVENTION

5

The present invention relates to a method of providing vias in a printed circuit board, and also to a printed circuit board in which vias are arranged in accordance with the method.

BACKGROUND ART

10

15

20

25

When surface-soldering power components to a printed circuit board, such as RF power transistors for instance, it is necessary to improve the thermal conductivity of the board with the use of thermal vias. This is because the actual board material, which is often comprised of some kind of polymeric material, has very poor thermal conductivity, whereas metallic material, such as copper, is a very good conductor of heat.

At present, thermal vias are formed by drilling one or more holes in the board material, on the surface to which components are to be soldered. In the following stages of board manufacture, the inner surfaces of respective vias are coated with a thin layer of metallic material, preferably copper. It is essentially this thin copper layer on the inner surface of

One problem with the present-day production of thermal vias is that the solder used to fasten components to the board penetrates into the holes, therewith diminishing the amount of solder that is effective in securing said components. In addition, solder droplets are formed on the opposite side of the board in relation to said components. These solder droplets are problematic, since they greatly impair the thermal contact between an underside of the board and a cooler, and must therefore be removed at a later stage in some suitable way.

30

SUMMARY OF THE INVENTION

the holes that conducts heat through the board.

One object of the present invention is to lighten this problem and to provide improved cooling.

WO 02/054477 PCT/SE01/02856

According to a first aspect of the present invention, this object is achieved with the method according to Claim 1.

2

According to a second aspect of the present invention, said object is achieved with a printed circuit board according to Claim 2.

One advantage afforded by the present invention is that the printed circuit boards have a much lower thermal resistance from one upper side to an underside of said boards in comparison with boards manufactured in accordance with the present standpoint of techniques.

Another advantage afforded by the present invention is that probing of the vias is made easier when they are fully closed.

- A further advantage afforded by the present invention is that it allows the power components to be surface-mounted at the same time as all other components are surface-mounted on the board, therewith greatly reducing costs in comparison with traditional mounting processes.
- Yet another advantage of the present invention is that a cooler or chassis need not fulfil the same high requirements with respect to surface flatness, since components, such as RF power transistors, can be surface-mounted directly on the printed circuit board by soldering processes.
- The invention will now be described in more detail with reference to preferred embodiments and also with reference to the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1A-C illustrate the insertion of a copper ball into a hole in a printed circuit board and the deformation of said ball under pressure, in accordance with the invention.

5

10

WO 02/054477 PCT/SE01/02856

Figures 2A-E illustrate the insertion of several copper balls into holes in a printed circuit board and the deformation of said balls under pressure to form vias in accordance with the invention, and also show plating and etching of patterns on the printed circuit board.

Figures 3A-F illustrate the insertion of a copper ball in a hole in a multi-layer printed circuit board and the deformation of said ball under pressure to form a via in accordance with the invention, and also show plating and etching of patterns in the top layers.

Figures 4A-C illustrate the insertion of an elongate copper body in a narrow hole in a printed circuit board and the deformation of said body under pressure, such as to form a via in accordance with the invention.

DESCRIPTION OF PREFERRED EMBODIMENTS

Figure 1A is a cross-sectional view of a board 1 for the manufacture of a printed circuit board. The board 1 comprises board material 10 that includes a metallised topside 2 and a metallised bottom side 3. These metallised sides form a basis for conductor patterns. Conductor patterns are etched from the electrically conductive topside and bottom side in accordance with methods which are well known to the person skilled in this technical field and which therefore need not be described in more detail here. The board material may be any suitable commercially available material, such as FR4 or BT. The board includes a hole 4 that has a metallised outer surface 5 which is in contact with the metallised topside and bottom side of said board.

Figure 1B is a cross-sectional view of the board 1, showing a metal ball 6, e.g. a copper ball, inserted in the hole 4. Copper balls can be inserted into holes in printed circuit boards more easily than cylindrical copper bodies and can be made in all conceivable sizes, with a tolerance of +/- 20 micrometers.

Figure 1C shows the hole 4 practically filled completely as a result of deforming the copper ball 6 in said hole under pressure, wherewith metallic contact is achieved between the outer surface of the deformed ball and the metallised outer surface 5 of the hole 4. The deformed copper ball in the metallised hole enables heat, and possibly electricity, to be conducted from the metallised topside 2 to the metallised bottom side 3 of the board.

10

5

Figure 2A illustrates part of a non-perforated or imperforate board material 7.

Figure 2B shows the board material of Figure 2A in which three holes 8 have been drilled. These holes may have been metallised.

5

Figure 2C shows how balls 9 have been inserted into respective holes and pressed firmly and deformed therein, so as to form solid copper vias.

Figure 2D illustrates a copper plated topside 11 and bottom side 12 of said board material,
wherewith the end surfaces of the solid copper vias, i.e. the deformed balls 9, have also
been covered by the copper layer.

Figure 2E illustrates patterns 13 etched on the topside of the board material 7.

Figure 3A is a cross-sectional view of part of two board layers 14 and 15, said layers having been pattern-etched separately.

Figure 3B shows how the two board layers 14, 15 have been laminated with a pre-preg 16.

Figure 3C shows via holes 17 and cooling holes 18 that have been drilled through the composite structure 14-16.

Figure 3D shows the drilled holes provided with metallised inwardly lying layers 19 and 20, which may be of the so-called copper coating type.

25

Figure 3E illustrates a solid copper via in the multi-layer printed circuit board, said via having been formed by inserting a copper ball 21 into said hole and subjecting the ball to pressure to form a plug/via.

Figure 3F shows the printed circuit board plated with copper, wherein a copper layer 22 and 23 also covers the end surfaces of the plug/copper via. Patterns can then be etched in the top layers on the topside and the bottom side of the board in accordance with conventional methods.

Figure 4A is a cross-sectional view of an alternative embodiment of a printed circuit board 1 that includes a metallised top side 2, a metallised bottom side 3 and a hole 25 which is narrow in relation to board thickness, such narrow holes possibly being necessary in

certain via applications.

5

Figure 4B shows the board of Figure 4A with an elongated ball 26 inserted in the hole 25; it is necessary to stretch the ball in order for the ball to fit in the narrow hole and fill-out the hole cavity with an optionally metallised inner surface. Generally speaking, it is always necessary to adapt the ball diameter to the hole diameter and to the board thickness.

10

15

Figure 4C shows how the elongated ball 26 has been subjected to pressure and deformed in the hole such as to essentially fill the entire hole cavity.

The metallic plugs are formed by deformed metallic balls pressed firmly into holes in the board material, so as to fill the hole cavities practically completely. The balls will fill the hole in a direction orthogonal to the longitudinal direction of the holes and, as they are pressurised, expand into contact with practically the whole of the inner wall of said hole, therewith providing good metallic contact between the resultant solid copper vias and the existing metallised hole walls.

20

25

30

Although the illustrated embodiments of the printed circuit boards provided with vias are of a single-layer type and a multi-layer type that includes two board layers, it will be understood that the present invention can also be applied with boards that have more layers than two, wherewith the copper plugs are able to function as thermal vias between a topside and a bottom side of the board and between the different metallic layers, and can also function as earth connections between the different metallic layers per se.

It

It will also be understood that the invention is not restricted to the aforedescribed and illustrated exemplifying embodiments thereof and that modifications can be made within the scope of the accompanying Claims.

5


10


1


CLAIMS

- 1. A method of providing vias in printed circuit boards or like structures that comprise one or more layers of board material, characterised by forming holes in the layer or layers of board material; inserting a ball into each hole that is intended to serve as a conductor, such as a thermal conductor or an earth, between different conductive planes on or in the layers of board material; pressing each ball into a respective hole firmly such as to cause deformation of the ball, such that the outer delimiting surface of the deformed ball will lie in abutment with and in contact with the inner delimiting surface of said hole and its various conducting planes or the inner conducting delimiting surface of said hole.
- A printed circuit board that includes one or more layers of board material provided with conductor patterns and one or more vias, characterised in that the printed circuit board has disposed therein one or more holes (4; 8; 12; 25) which extend through said layer or layers (10; 7; 14, 15); in that each hole has provided therein a conductive and deformed ball (6; 9; 21; 26) which has been deformed in said hole subsequent to having been inserted and pressed firmly therein, wherewith said deformed balls seal against and are fixated by essentially the inner delimiting surface of said hole.
- 3. A printed circuit board according to Claim 2, characterised in that the balls (6; 9; 21; 26) are made of copper.
- 4. A printed circuit board according to Claim 2, **characterised** by a metal layer (11, 12; 22, 23) on the topside and/or bottom side of said board, said layer covering the ends of the deformed balls (9; 21).









INTERNATIONAL SEARCH REPORT

International application No.

PCT/SE 01/02856 A. CLASSIFICATION OF SUBJECT MATTER IPC7: H01L 21/60, H01L 23/535, H05K 7/02, H05K 1/02 According to International Patent Classification (IPC) or to both national classification and IPC **B. FIELDS SEARCHED** Minimum documentation searched (classification system followed by classification symbols) IPC7: H01L, H05K Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched SE,DK,FI,NO classes as above Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) **EPO-INTERNAL** C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages Category* 1-4 US 5465898 A (JURGEN SCHULZ-HARDER ET AL), A 14 November 1995 (14.11.95) 1 - 4US 5588207 A (KOUJI KAWAKITA ET AL), A 31 December 1996 (31.12:96) US 5873161 A (YU CHEN ET AL), 23 February 1999 1-4 Α (23.02.99)1 - 4EP 0299136 A2 (THALER HARTMUTH F.), A 18 January 1989 (18.01.89) See patent family annex. Further documents are listed in the continuation of Box C. later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance earlier application or patent but published on or after the international document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other step when the document is taken alone document of particular relevance: the claimed invention cannot be special reason (as specified) considered to involve an inventive step when the document is combined with one or more other such documents, such combination "O" document referring to an oral disclosure, use, exhibition or other being obvious to a person skilled in the art document published prior to the international filing date but later than the priority date claimed "&" document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 11 1 -04- 2002

Authorized officer

Telephone No.

Anna Kossmann/mj

+46 8 782 25 00

Earn DOTHE A 110 (second sheet) (July 1998)

Name and mailing address of the ISA/

Box 5055, S-102 42 STOCKHOLM

Facsimile No. +46 8 666 02 86

<u> 7 March 2002</u>

Swedish Patent Office

BNSDOCID: <WO__02054477A1_I_>

INTERNATIONAL SEARCH REPORT

Information on patent family members

International application No.

Patent document	T =		28/01/02	PCT/SE	01/02856
cited in search report	Publication date		Patent family member(s)		Publication
US 5465898 A	14/11/95	DE DE EP	43180 594001	61 A,C 89 D 75 A,B	05/01/95 00/00/00 07/12/94
US 5588207 A	31/12/96	EP JP JP US	059176 305792 610454 544007	24 B 5 A	13/04/94 04/07/00 15/04/94 08/08/95
US 5873161 A	23/02/99	DE EP JP WO	6970887 091475 200051495 980410	7 A,B 5 T	00/00/00 12/05/99 07/11/00 29/01/98
EP 0299136 A2	18/01/89	DE	3723236	5 A	26/01/89